Click here to Skip to main content
1,837 members
Articles / Multimedia / asm

Scalable Processor Arrays for Cybernetic Control

Rate me:
Please Sign up or sign in to vote.
0.00/5 (No votes)
10 Apr 2012GPL3 9.7K   1  
Architecture for scalable arrays of PIC processors; each processor is responsible for all aspects of control in a single dimension, using a PID algorithm.

Alternatives

Members may post updates or alternatives to this current article in order to show different approaches or add new features.

No alternatives have been posted.

License

This article, along with any associated source code and files, is licensed under The GNU General Public License (GPLv3)


Written By
United States United States
I was educated at Southern Miss.

Comments and Discussions